Reliability is an important requirement for both communication and storage systems. Due to continuous scale down of technology multiple adjacent bits error probability increases. The data may be corrupted due soft errors. Error correction codes are used to detect and correct the errors. In this paper, design of single error correction-double error detection (SEC-DED) and single error correction-double error detectiondouble adjacent error correction (SEC-DED-DAEC) codes of different data lengths have been proposed. Proposed SEC-DED and SEC-DED-DAEC codes require lower delay and power compared to existing coding schemes. Area complexity in terms of logic gates of proposed and existing codes have been presented. ASIC-based synthesis results show a notable reduction compared to existing SEC-DED codes. All the codec architectures are synthesized on ASIC platform. Performances of different SEC-DED-DAEC codes are tabulated in terms of area, power and delay.
Introduction
Nowadays, consumer demand for more functionalities, low power consumption and compact systems. Memory is an important part of many electronics gadgets. The major concern for memories is soft errors which are caused by radiation [1], [2] . These soft errors corrupt the digital data and multiple bit upsets (MBUs) have occurred. So to impart more reliability to these systems, errors must be detected and corrected. Several error detecting and correcting codes are already available. Many adjacent error correcting codes [3] , [4] , [5] and CA-based error detecting and correcting codes [6] , [7] , [8] have already been introduced to detect and correct adjacent errors in communication and storage systems. Alternatively, Bose-Chaudhuri-Hocquenghem (BCH) code [9] and Reed Solomon (RS) code [10] , [11] can protect MBUs. Cha and Yoon proposed a technique to design an ECC processing circuits for SEC-DED code in memories. The area complexity of the ECC processing circuits have been minimized in [12] . Adalid et al. presented a SEC-DED code for short data words which can detect the double bit errors and correct single error [13] , [14] . Alabady et al. proposed a coding technique to detect and correct single and multiple bit errors in [15] , [16] , [17] . The algorithms, flowchart, error patterns and its syndrome values are presented in [15] , [16] , [17] . Alabady et al. codes are unable to satisfy single error correction and double error detection functionality in some cases. Beside this limitation, there are some mistakes in flowchart, tables and figure which are rectified in [18] . Ming et al. proposed a SEC-DED-DAEC code to diminish noise source in memories [19] . These existing codes require more area, power and delay. To mitigate these problems, this paper aims to develop new channel coding techniques. This work proposes a modified SEC-DED-DAEC code for memories. Also, this paper identifies the mistakes in proposed H-matrix construction procedures, the formation of equation 6 and one table of ref. [20] . These typos do not affect the main contributions and results of the paper in [20] . Here we have corrected these mistakes in [20] . The main contributions are as follows: i) New method to construct the parity check matrices (H) for SEC-DED-DAEC code has been proposed. ii) SEC-DED-DAEC codes with different message length have been designed and implemented in ASIC platform and iii) proposed codes are fast and power efficient compared to existing designs. The rest of this paper is organized as follows. Section II provides design of proposed SEC-DED-DAEC codes. Section III presents estimation of logic gates for different designs. Section IV contains synthesis results and Section V presents the conclusion.
Design of Proposed SEC-DED-DAEC Codes
Proposed (n−k) error correction code is a linear block code with parity check matrix (H) which consists of (n−k) number of rows and n number of columns. There are some mistakes in the construction procedure of (14, 8) proposed (H) matrix in ref. [20] . In this section the corrected construction procedure of proposed (H) matrices for both SEC-DED and SEC-DED-DAEC codes with different message lengths has been described.
H-matrix construction procedures
The procedure to generate the (14, 8) proposed H-matrix for both SEC-DED and SEC-DED-DAEC codes is as follows:
Step 1: The H-matrix consists of (n − k) number of rows and (n) numbers of columns with k numbers of data columns and (n − k) numbers of parity columns having identity property.
Step 2: Last data column (d 8 ) has been selected to satisfy the weight 3 as well as modulo-2 sum of d 8 and parity column (p 1 ) will generate '1' in positions 1, 3, 4 and 6.
Step 3: Data column (d 7 ) is selected to satisfy the weight 3 as well as modulo-2 sum of d 7 and data column (d 8 ) will generate '1' in positions 1, 2, 4 and 6.
Step 4: Process is continued up to the first data column (d 1 ) using following Q-matrix with target to reduce delay and power consumption without violating H-matrix construction rules. is provided in Fig. 6 where d 1 -d 7 are data columns and c 1 -c 6 are parity columns. The H-matrix of (24, 16) SEC-DED-DAEC code is provided in Fig. 7 . It has 16 data columns and 8 numbers of parity columns.
Encoding and Decoding Techniques
In this section, encoding an decoding processes of proposed (8, 3) SEC-DED and SEC-DED-DAEC code has been described. The parity bits are collaborated with the data bits and form the codeword in the encoding process. The equations to generate check-bits of proposed (8, 3) SEC-DED and SEC-DED-DAEC code are in the following.
Encoding Process
(1)
Decoding Process
Decoding technique has two parts-a) syndrome computation and b) error correction logic. In the first part, error detection can be done by calculating the syndrome value. No error in received codeword is indicated if the syndrome value is zero (SY = 0) else there are some bit-errors. There are some typo errors in Error correction logic subsection in ref. [20] . It is rectified here and the modified error correction logic has been described in the following. The error can be corrected by using the error correction block. For single error in one of the data bits the syndrome corresponds to one of the data column. In case of double adjacent errors in n th and (n + 1) th bits the corresponding syndrome is modulo-2 sum of nth and (n + 1) th columns of H-matrix. Finally, the error pattern block compares the double adjacent error syndromes and single error syndrome using 2-input OR (OR2) gates to confirm the occurrence of error in n th bit. If error occurs in the n th bit, then output of OR2 gate is 1 and error correction is done by 2-input XOR (XOR2) logic, which takes n th bit and output of OR2 gate as inputs to produce corrected version of data stored in n th position of codeword.
Calculation of parity-bits
The main aim of the proposed codes is to minimize the number of 1's in each row and column of the H-matrix. The improvement in delay is occurred by minimizing the number of ones in the row of the matrix. The equation (2) in ref. [20] has been corrected in this section. For weight, w=3, the minimum number of parity bits (n − k) are calculated by considering approximate value from the equation (2) .
The equation (2) is applicable for SEC-DED-DAEC codes but there is a limitation. This proposed equation is suitable up to 8-bit SEC-DED-DAEC codes. The number of parity bits required for a specific number of data bits are presented in Table 1 . 
Logic gate estimation of complexity analysis
This section presents the logic gate estimation of complexity analysis which consists of area complexity and critical path delay.
Area complexity
Area complexity in terms of logic gates of proposed and existing SEC-DED and SEC-DED-DAEC codes are presented in Table 2 . Proposed codes require lesser number logic gates compared to other existing codes. Also the area complexity comparison of existing and proposed codes has been presented in terms of 2-input NAND (NAND2) gates.
Critical path delay
Critical path delay of proposed and existing SEC-DED and SEC-DED-DAEC codes are provided in Table 3 . It has been observed that the performance of 
Synthesis results
The proposed SEC-DED and SEC-DED-DAEC codes have been represented in Verilog hardware description language (HDL). All codes have been simulated and synthesized in ASIC platform using Cadence based Genus synthesis solution (TSMC18) tool. The The ASIC-based synthesis results in terms of area, power, delay, power delay product (PDP), power area product (PAP) and cost (product of area, power and delay) of proposed and existing SEC-DED and SEC-DED-DAEC codes have been presented in Table 4 . been designed and implemented based on ASIC platform. Performance of our design has been analyzed in terms of area, power, delay, PDP, PAP and cost. The estimation of logic gates for proposed and existing SEC-DED and SEC-DED-DAEC codes are provided. Our proposed design is faster and power efficient than other related designs.
